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[571 ABSTRACT 
A method and a structure to implement maximum- 
likelihood decoding of convolutional codes on a net- 
work of microprocessors interconnected as an n-dimen- 
sional cube (hypercube). By proper reordering of states 
in the decoder, only communication between adjacent 
processors is required. Faster and more efficient opera- 
tion is enabled, and decoding of large constraint length 
codes is feasible using standard VLSI technology. 
11 Claims, 12 Drawing Figures 
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a finite-state machine with 2m states. The complexity of 
METHOD AND APPARATUS FOR a maximum-likelihood decoder is approximately pro- 
IMPLEMENTING A MAXIMUM-LIKELIHOOD portional to the number of states, i.e., it grows exponen- 
DECODER IN A HYPERCUBE NETWORK tially with m. 
The task of the decoder is to consider all possible 
BACKGROUND OF THE INVENTION 1. Origin of paths on a trellis of about 5m stages, and find the most 
the Invention likely path, according to a specified goodness criterion. 
The invention described herein was made in the per- The goodness criterion is described in the article “The 
formance of work under a NASA Contract and is sub- Viterbi Algorithm,” by G. D. ForneY, PrOC. IEEE, 
ject to the provisions of Public Law 96-517 (35 USC lo vel. 61 (1979 PP. 263-278. 
SUMMARY OF THE INVENTION 202) in which the contractor has elected to retain title. 2. Field of the Invention 
The present invention is concerned with a method for Multiprocessor systems have the potential to obtain 
maximum-likelihood decoding of convolutional codes large computation power. This is possible if one can 
on a network of microprocessors, and apparatus for l5 solve the problem of how to decompose the decoding 
executing this method. algorithm. There are two key requirements in the prob- 
3. Brief Description of the Prior Art lem decomposition: (1) divide the algorithm in equal 
A concurrent computing system in which individual parts, in order to share equally the resources available in 
computers, each with a computational processor and a each processor, and (2) minimize the communication 
message-handling Processor, are connected as a hyper- 2o between the parts, so that each processor needs to share 
cube is described and claimed in an application entitled information only with nearest neighbors. 
“Concurrent Computing System Through Asynchro- Since a single microprocessor or VLSI chip cannot 
nous Communication Channels, Ser. No. 754,828, filed accommodate all the functions required to implement 
on July 12, 1985 and assigned to California Institute of complex decoders, methods must be found to efficiently 
5 
T e C ~ o b Y .  As there described, N nodes (numbered 0, 25 use a network of processors. Parallel decoding is ac- 
19-N- 1) are connected together in a binary (or Boo1- complished by a network of processors with each pro- 
an) n-dimensional cube in which N=2n Or n=logz N* cessor connected as the edges of an n-dimensional cube. 
The above-identified application depicts one represen- The paths to be examined and stored by each processor 
tative hypercube connection of a network of processors are shared only with neighboring processors on the in which the processors are located at the vertices of an 30 cube. Each neighbor is interrogated to find the good- 
n-dimensional cube and communicate with each other ness of the updated paths and therefore decide which 
ones should be stored. by bidirectional communication links only along the edges of the cube. One manner of transmitting data and The most basic embodiment assigns each available representative examples of microprocessor hardware 
and software suitable for performing the data transfer 35 processor to each ‘@le state Of the The 
identified application. making a given processor x act as state f, where 2 is a 
Hypercube-come~ted mu~t~processors having up to function of x and the stage of the trellis, based on cyclic 
128 nodes (n=7) are known, and will soon be extended shifts Of the binary label representing 
to 1,024 nodes (n=lO) and higher. As the number of 40 Of 
node. increases, it is imperative that the number of S=2sstates into each processor still requiring only com- 
connections per decoder at each node be kept to a mini- munication between neighboring processors. This ar- 
mum. Othenvise, the pinmiimitation constraint rangement yields high computational efficiency for 
of VLSI decoders cannot be accommodated. complex codes. 
FEATURES OF THE INVENTION 
codes is also well known. The Viterbi decoding algo- 
rithm is commonly used for such decoding, and many It iS a feature Of the invention to provide a method 
textbooks such as ‘‘Theory and Practice of Error Con- and apparatus for maximum-likelihood decoding of 
trol Codes” by Richard E. Bl&ut, Addison-Wesley COnVOhtiOnd codes O n  a network Of  miCrOprOCeSSOrS 
Publishing Company, Inc. Copyright 1983 describe the 50 interconnected as a n-dimensional cube and having each 
encoding/decodiig of convolutional codes. A Viterbi Processor compute Part of all Paths of a trellis diagram 
decoding algorithm is conceptualized in the text and a in parallel with concurrent computations by other pro- 
succinct summary ofa trellis diagram, stages, stages and cessors in the cube. This feature results in high effi- 
common steps to obtain accumulated metrics and survi- ciency, in terms of decoding speed, and allows use of 
vors is described at pages 350 through 353 and 377 55 codes more complex than those presently decodable 
through 382 of that text. with known methods. 
Convolutional codes are widely used in digital corn- In accordance with the present invention, a method is 
munication systems to decrease the probability of error provided for decoding convolutional codes, by the 
on a given noisy channel (coding gain). They are char- accumulated metric and survivor steps of the known 
acterized by the constraint length K and by the code 60 Viterbi algorithm, but with the novel and unique differ- 
rate given by the ratio ko/no, where no channel symbols ence that decoding operations are performed in parallel 
are generated by the encoder for each k~ input data bits. by a network of processors placed at the vertices of an 
Details can be found, for example, in the above-noted n-dimensional cube, and bidirectionally communicating 
“Theory and Practice of Error Control Codes,” by R. with neighboring processors only along the edges of the 
E. Blahut. 65 cube. This decoding method can operate with high 
Convolutional codes can achieve large coding gain if efficiency because the parallel decoding operations 
they use large memory m, or equivalently, large con- concerning each state of the decoder are performed in a 
straint length K=m+ko. An encoder for such codes is suitable and novel order within each processor. 
feature of this invention is fully disclosed in the above- proper Of paths and states is Obtained by 
The method provides a way to group 
Maximum-likelihood decoding of convolutional 45 
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Further provided is an arrangement for implementing an iterative trial. Each iteration corresponds to a sepa- 
this novel method, comprising a decoder structure rate vertical column such as iteration No. l, NO. 2, etc., 
which is characterized by: through 15. The number of iterations in a time se- 
a network of N=2n processors interconnected as an quence, with time being depicted horizontally, is shown 
n-dimensionalcube, havingbidirectionalcommuni- 5 in FIG. 1 for 15 iterations. It is a rule of thumb that 
cation along the edges of the cube for receiving/- 15=5m iterations will almost always yield the proper 
transmitting to neighboring processors accumu- result. Obviously more iterations can be tried, but the 
lated metrics and hypothesized data sequences extra number of iterations normally does not achieve 
(survivors), to internally store said quantities, and any significantly-improved results. 
to perform comparisons between accumulated met- 10 The task of the decoder is to consider all possible 
rics; paths on a trellis of about 5m stages, and find the most 
input means for sending the received channel symbol likely path, according to a specified goodness criterion. 
sequence to all processors in the network; and The goodness criterion is simply a number of merit 
output means for delivering the decoded, most likely, which will be explained in more detail hereinafter for a 
data sequence to a user. 15 typical simplified example of FIG. 8. Suffice it to say at 
The arrangement can accommodate different num- this point that a received sequence of symbols is viewed 
bers S=2s of the M=2m decoder states into each pro- by the decoder as simply a trial of hypothesized sequen- 
cessor, depending on the code complexity and the num- ces. As each new received symbol is considered, the 
ber of available processors N=2m, where M=S><N. weighted values of trellis paths are reviewed by the 
20 decoding algorithm and the lowest number (indicating 
the highest level of goodness) is temporarily chosen as 
FIG. 1 is a trellis diagram of the Viterbi algorithm, the best possible candidate to match the one that was 
showing all the possible state transitions for an 8-state originally encoded. 
decoder (M=2”=8, m=3). Only four stages are The trellis diagram 10 in FIG. 1 is used in the Viterbi 
shown, but the trellis can be extended as necessary; 25 algorithm to represent all possible transitions between 
FIG. 2 is the hypercube trellis diagram of this inven- states as described in the above-mentioned articles. In 
tion showing transitions between processors Pi of the particular, at each stage all eight states are examined 
hypercube and the states represented by each processor. and only one of the two possible paths 11, 12 coming 
The trellis can be extended by repeating the m stages into a state (such as OOO) is preserved, along with its 
shown, to form a periodic structure; 30 goodness or likelihood measure, called an accumulated 
FIG. 3 is an example of an n-dimensional cube (n=3) metric. At a given time (stage), such as time Ti, each 
network of microprocessors placed at the vertices of state is associated with one (and only one) path (path 12, 
the cube, where solid lines show connections used in a for example) reaching it. The algorithm performs the 
given stage; following steps: 
FIG. 4 is a specific decoder structure where two 35 (1) Update the value of the accumulated metric of the 
states are representated by each of the four processors; two paths converging into each state, according to a 
FIG. 5 is a block diagram of the internal arrangement known rule This known rule, described in detail in the 
of each pTocessor in the network; above-referenced paper by Forney consists, in sum- 
FIG. 6, including FIGS. 6u, 66, and 6c, contains the mary, of adding the so-called branch metric, which 
arrangements for decoders with M=8 states and S= 1, 40 depends on the received symbol, to the accumulated 
2, or 4 states per processor, respectively; metrics of the paths converging into each state; 
FIG. 7u is a decoder structure on a two-dimensional (2) Choose the preferred path between those two, 
cube for an 8-state (m=3) code of b/nO9 where k,,=2; according to their metrics; and 
FIG. 76 is a decoder trellis for an %state (m= 3) code (3) Store the chosen path and its metric. 
of rate k , , / ~ ,  where b = 2 ;  Before describing the trellis for the processor/de- 
FIG. 8a is a trellis diagram of a four state decoder coder method and apparatus of this invention, a brief 
showing how paths are eliminated according to the review of the simplified diagram of FIG. 3 is believed 
usual Viterbi algorithm. and helpful. The earlier-identified application discloses a 
FIG. 86 is a trellis diagram for four states showing complete concurrent processing system in which bidi- 
how paths are eliminated during the decoding operation 50 rectional communication links transmit data along the 
of this invention. edges of a cube. For simplicity sake each mode, or 
processor, is shown simply as a dot. In FIG. 3, the 
bidirectional communication links are shown as solid DETAILED DESCRIPTION OF THE 
lines with double-headed arrows 30, through 33,, 35, DRAWINGS 
Convolutional codes are well known. Such codes can 55 through 38, and 40v through a,,, respectively. The x, y 
achieve large coding gain, Le., improvement on the and z indicate directions of communication in the cube. 
overall performance of a digital communication link, if Associated with the comer locations of the cube net- 
they use large memory m, or equivalently, large con- work are binary labels which identify the processors. 
straint length K=m+ 1 (in the simple case when b= 1). For example, processor Po is identified by the tribit 
An encoder for such codes is a fmite-state machine with 60 group OOO, P1 by the tribit group 001, etc. Each proces- 
2m states. Decoders for convolutional codes can be sor Po00 (Po) through P111 (P7 is connected only to its n 
effectively described in terms of a graph called a trellis neighbors. It is desirable to use direct communication 
diagram, as shown in FIG. 1 for an m= 3, 8-state code. links between processors, in order to speed up commu- 
The left-hand column of FIG. 1 shows all of‘ the nication. Bidirectional link 30, delivers bit sequences 
possibilities for a three-bit grouping in a finite state 65 back and forth between processors Po and P1 in any 
coding machine of three shift register cells, or memory well-known manner. Likewise, as shown, link 31, is 
m=3. In keeping with the Viterbi decoding algorithm, connected between P4 and P5, link 32, is connected 
a decoder would examine all eight possibilities by using between P6 and P7, and link 33, is connected between 
DESCRIPT1oN OF THE 
45 
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P2 and P3. In the second stage of FIG. 3, bidirectional 
link 35,is connected between processors Po and P2, link 
36, is connected between P4 and P6, etc. as is there 
depicted. 
Since complex codes have a very large number of 
states, it becomes impossible to perform sequentially all 
the above steps in reasonable time with a single proces- 
sor. It is therefore desirable to share the work-load 
among many processors working in parallel. A conve- 
nient topology for a network of processors is the n- 
dimensional cube structure described above. Processors 
must be able to communicate among themselves in 
order to exchange intermediate results. Therefore, the 
decoding process will include some time spent in com- 
putations internal to each processor, and some time for 
interprocessor communication. It is this latter commu- 
nication time which must be kept as small as possible to 
yield high decoding efficiency. 
The advantage which can be achieved by the inven- 
tion is the ability to use large constraint length convolu- 
tional codes, which yield high coding gain and to keep 
acceptable decoding speed with feasible hardware. 
This is due to the fact that the efficiency of the 
method, given by 
where No is the number of parallel metric comparisons, 
to is the comparison time, Nt is the number of parallel 
survivor exchanges, and tt is the exchange time. The 
efficiency remains high even when a large number of 
processors are used. 
While to and tt depend on the hardware technology 
used for the processors, the method yields 
Nt=S(m--s)=(MJN) 
No= Srn =(M,/N). 
so that the efficiency is always above the ratio 
which is reached when N=M. 
We assign each state of FIG. 1 to a different proces- 
sor, so that all operations concerning all states can be 
done simultaneously (in parallel) at each stage, and 
sequentially stage by stage. Upon examination, how- 
ever, I discovered that if we assign state 0 to processor 
Po, state 1 to processor PI, and so on up to state N- 1 to 
processor PN-1 (P7) and we consider processors con- 
nected as in FIG. 3, then links between processors 
which are not directly connected in FIG. 3 would be 
necessary to implement all links between the states or 
processors in FIG. 1. My novel solution included map- 
ping the states in the trellis 10 of FIG. 1 as the hyper- 
cube trellis 20 of FIG. 2. 
According to the principles of my invention, a given 
processor is not assigned to a fured state, as was the case 
in FIG. 1. Instead, for my invention the processors are 
identified by a binary label (Po=Pooo, P~=Pool, etc.) as 
shown in FIG. 2, and the trellis labelling and stage 
order is uniquely defined by the following formula. In 
particular, processor x represents state 2 at stage k, if 
where p(k)(.) is the cyclic right shift of x by k binary 
positions. A path through given states in FIG. 1 is thus 
represented by a specified equivalent path in FIG. 2, 
5 which passes through the same states. This means that 
there is a well-defined correspondence between paths in 
FIGS. 1 and 2. According to this correspondence, a 
Viterbi-type algorithm, based on the trellis of FIG. 1, 
can be performed on the hypercube trellis of FIG. 2. 
The interesting and useful property of the trellis dia- 
gram of FIG. 2 is that all the required links between 
processors are now exactly those available in the hyper- 
cube network of FIG. 3. The first stage labeled as such 
in FIG. 3 shows how the first stage of FIG. 2 can be 
15 performed by using the connections 30, through 33, 
(marked with solid lines and double-headed arrows) 
between processors Po, Pi and P2, P3 and P4, Ps and Pg, 
P7, respectively. Similarly, the second and third stages 
of FIG. 3 show the bidirection communication lines 
20 required for implementation of the second and third 
stages of FIG. 2. It should be understood that the em- 
bodiment of the decoder on the network has been ex- 
plained for the case m=3, but it clearly can be general- 
ized to other decoder sizes and hypercube dimensional- 
When the number of states is larger than the available 
or feasible number of processors, it becomes necessary 
to assign more than one state per processor. This can be 
done as shown in FIG. 4, where S=2 states are assigned 
30 to each processor. The required interprocessor commu- 
nication links are provided by a two-cube-connected 
processor system which requires two decoding opera- 
tions within each state. The method and apparatus of 
this invention thus generalizes to a number of states per 
35 processor which is a power of two, Le., S=2s,  where S 
is the number of states per processor. 
The simplest embodiment ofthe invention is shown in 
FIG. 5 for the case of one state per processor S= 1. The 
block diagram represents the arrangement used in each 
40 processor of the hypercube, where the input and output 
devices 60 and 65 sequentially connect to neighbors 
along each dimension of the cube, one dimension at a 
time, as shown by stages 1,2 and 3 of FIG. 3. The block 
diagram of FIG. 5 may be thought of as a particular 
45 means for performing the several desired functions. 
FIG. 5 is a timed operation which is readily perform- 
able by any well-known and available processor, and to 
this extent FIG. 5 may be thought of as a flow diagram 
for the various computations. 
Although not depicted, it should be understood that 
all processors are initialized to the same initial state. 
Operation of the decoder requires that blocks of initial- 
izing data be loaded in every processor by an operation 
called “broadcasting.” In the hypercube network of 
55 processors under consideration, data from a host pro- 
cessor is directly exchanged only through node zero 
(the origin of the cube). An efficient concurrent method 
is required to broadcast a message from node zero to all 
other nodes. Since the diameter D of an n-cube is n, a 
60 lower bound on the broadcasting time is n time units 
(where the unit is the time to send a message to a neigh- 
bor). 
Assume that a message is in node zero, at time zero. 
In each subsequent time slot tk send messages in parallel 
10 
25 ity. 
50 
65 from each node 
7 
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to each node 
x'=[x,-1.. . . , Xk+l, 1, Xk-1.. . . * xol, 
the neighbors along dimension k. After n time units, the 
message has propagated to all nodes. 
Even though this method does not minimize the num- 
ber of communications (with the advantage of a very 
simple indexing), it optimizes the total broadcasting 
time to n time units. The result is clearly optimum, since 
it achieves the lower bound. 
At the start of the hypercube decoding algorithm, 
input device 60 loads a received channel sequence to be 
decoded into a suitable storage device 69. As noted 
earlier, the preferred embodiment of this invention is 
achieved by VLSI techniques. Thus the storage device 
69 may advantageously be an addressable storage space 
in the processor memory. A sequence of processor com- 
putations are then performed by the decoder. The input 
sequence, stored in memory 69, is used to update both a 
locally-stored accumulated metric and an accumulated 
metric that has been received from a neighboring pro- 
cessor. The local metric is stored in a local metric mem- 
ory 70. That metric value is then updated in the update 
metric device 71. 
Meanwhile, an accumulated metric value from a 
neighboring processor has been supplied by input de- 
vice 60 to an accumulated metric storage 75 which is 
used to store the neighbor's accumulated metric value. 
The metric at storage 75 is updated and made available 
in the update metric unit 76. A suitable comparison 
between those updated metric values is achieved by 
comparator 72 and the proper metric value is retained 
as a new local metric value. Note that comparator 72 
supplies that new local metric value both to the local 
metric memory 70 and to the output device 65. 
A comparable operation takes place for the survivor 
values. Thus, input device 60 receives the survivor 
value from the current neighbor, i.e., the neighbor 
along the dimension currently in use. That survivor 
value is stored at 80 and updated at 81. The survivor is 
simply updated by a table look-up method performed in 
accordance with the well-known Viterbi algorithm. 
For this reason no control lead is shown for update 
circuits 81 and 86. 
An updated local survivor and an updated neighbor 
survivor are supplied to a comparator 90 in order to 
choose the most likely path. The result of the compari- 
son under control of the selection command from com- 
parison circuit 72 is used to select either the updated 
local survivor or the updated neighbor survivor in 90. 
The selected quantities (metric and survivor) are there- 
after fed back and stored in the processor as the next 
upcoming local quantities. Note that both are also avail- 
able to be sent, via output 65, to a neighbor processor 
along the appropriate dimension of the cube. 
The decoded sequence is formed from the survivors 
as in the known Viterbi algorithm and is stored in a 
decoded register sequence 95. The decoded sequence 
output from storage 95 is delivered to a user. Note that 
input and output leads are labeled at the origin node in 
FIG. 3. 
In FIG. 6a the trellis diagram is as that shown earlier 
in FIG. 2 and thus needs no further description. FIG. 66 
each processor performs all the operations on a set of 
four states (S=4). 
When more than one state is assigned to each proces- 
sor, the invention can be applied to the decoding of a 
5 more general class of codes having rate kdn,  where 
k& 1. FIG. 7 shows a structure for decoding an 8-state 
code with b = 2  on a two-dimensional cube with four 
processors. Again, all the required links in the trellis of 
FIG. 7~ can be implemented on a 2-cube as in FIG. 76. 
FIG. 8 is an example showing how various paths are 
eliminated during decoding. The solid line in FIGS. 8e 
and 86 is the path which has been chosen. 
Consider, as an example, a decoder for a 4-state rate 
one-half convolutional code given by the generator 
l5 polynominals g l = l l l  and g2=101. Such a received 
sequence is given in FIG. 86. 
A conventional decoder searches for the maximum- 
likelihood path on the graph of FIG. 8a where, for a 
given received sequence, all survivor paths considered 
2o are shown. The decoder of my invention operates as 
shown in FIG. 86, where the same survivor paths are 
shown in terms of transitions between processors. The 
decoded sequence is obviously the same in both cases, 
but the transitions in FIG. 86 involve only neighboring 
While the invention has been particularly shown and 
described with reference to preferred embodiments 
thereof9 it will be understood by those skilled in the art 
3o that various changes in form and details may be made 
therein without departing from the spirit and scope of 
the invention. 
10 
25 processors on a hypercube. 
What is claimed is: 
1. A method for maximum-likelihood decoding of 
35 convolutional codes for a received code sequence hav- 
ing 2m states (where m is a whole integer) by a plurality 
of interconnected processors each of which is normally 
in communication *with all the other processors of said 
plurality and each provided with a decoding algorithm 
means for derivinghnterchanging decoding parameters 
including branch metrics, accumulated metrics and 
survivors in an m-state trellis with each processor 
furedly assigned to one state of said trellis, the improve- 
ment comprising: 
connecting each one of a plurality of 2m processors, 
equipped with said decoding algorithm means, in 
an n-cube configuration having bidirectional com- 
munication links along the edges only of said cube 
and certain processors thereof not having a direct 
communication link between other processors of 
said n-cube configuration; 
mapping an equivalent trellis for said n-cube configu- 
ration wherein processors represent more than one 
state and thus have direct communication links 
between other processors of said n-cube configura- 
tion on said equivalent trellis; and 
derivinghterchanging the branch and accumulated 
metrics between the processors which represent all 
of the states in said equivalent trellis in order to 
select, by said decoding algorithm means, the maxi- 
mum likelihood path from said equivalent trellis. 
2. A method according to claim 1, and wherein said 
deivinghterchanging step is further characterized by: 
45 
50 
55 
60 
describes the implementation of the same decoder of 
FIG. 62a, but with two states per processor ( S = 2 ) .  65 
Note that double lines mean that an exchange of two 
metrics and two survivors along each bidirectional link 
between processors is required. Sidarly,  in FIG. SC, 
communicating only between adjacent neighboring 
processors in said n-cube configuration wherein 
each processor represents different states of the 
decoder at different stages on said equivalent trel- 
lis, according to the relation: 
4,730,322 
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meaning that processor x in a binary notation rep- 
resent state % at stage k, where p(k)(x) is the cyclic 
right shift of x by k binary positions. 
3. A method according to claim 1 comprising the 
additional preliminary steps prior to said derivinghter- 
changing step of: 
designating one processor of the n-cube network as 
an origin/output processor; and 
broadcasting said received signals from said origin 
processor to all of the remaining n-cube connected 
processors. 
4. A maximum likelihood decoding system for deter- 
mining accumulated metrics and selecting survivor 
paths during a repetitive set of stages of a trellis code 
having a finite number of states M, (where M is a whole 
integer), said system comprising: 
N processors ( N = 2 n )  placed at the vertices of an 
n-dimensional cube, where n is a whole integer, 
with each processor assigned to represent more 
than one state at different stages, k, in a repeating 
set of stages in the trellis code -that is-each pro- 
cessor x is assigned state j ,  according to the rela- 
tion: 
.i.=p(k)(x), 
meaning that processor x represents state ir at stage 
k, where p(k)(x) is the cyclic right shift of x by k 
binary position and k is number of the stages which 
make up a set in the trellis; 
means for comprising at each processor accumulated 
metrics and survivors at said different states of the 
trellis code at correspondingly different stages 
numbered (k=O, k= 1, k=2, etc.) on the trellis; and 
bidirectional processor-communication links along 
the edges only of said n-dimensional cube for ex- 
changing said computed accumulated metrics and 
survivors only between adjacent neighboring pro- 
cessors. 
5. A decoding system in accordance with claim 4, 
wherein one processor from said plurality is designated 
as an input processor and further comprising: 
input means at said input processor for receiving a 
coded line sequence to be broadcast to every one of 
said processors; and 
output means at said one processor for outputting a 
chosen maximum-likelihood sequence as a decoded 
output from said decoding system. 
6. A maximum-likelihood decoding method for de- 
coding sequences generated by a convolutional encod- 
ing having M=2m states by considering at the decoder 
all possible paths on an n-cube trellis and finding the 
most likely path according to a specified goodness crite- 
rion involving decoding parameters, said method com- 
prising the steps of: 
forming a concurrent processor network of N=2" 
microprocessors interconnected as an n-dimen- 
sional cube having one microprocessor each at the 
vertices of said cube and bidirectional communica- 
tion links for said microprocessors only along the 
edges of said cube and corresponding to all paths to 
be checked on said n-cube trellis by transmitting- 
/receiving said decoding parameters over said 
communication links: 
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10 
broadcasting a sequence to be decoded to every one 
of said microprocessors; 
assigning each of the M states on said n-cube trellis to 
each of the N microprocessors according to the 
formula: 
i=p(k)(x)  
wherein, when expressed in binary notations, mi- 
croprocessor x represents state % at stage k and the 
function p(k) is the cyclic right shift of x by k binary 
positions and M, m, N and n are whole integers; 
computing and storing locally at each microproces- 
sor the decoding parameters; and 
transmitting/receiving said decoding parameters be- 
tween neighboring processors in said n-dimen- 
sional cube. 
7. A decoding method for determining the maximum- 
likelihood path of a trellis code having M=2n states 
representing a line sequence generated by a convolu- 
tional encoder and subjected to channel noise, said 
method involving known decoding algorithms having 
decoding parameters to be transmitted/received be- 
tween N (N=2") decoding processors, with M, N and n 
being whole integers comprising the steps of: 
dividing a decoding algorithm for said processors 
into equal parts as a power of two from all of said 
states for processing of each of said equal parts by 
one each of a plurality of N concurrent processors; 
locating N=2n processors at the vertices of an n- 
dimensional cube having bidirectional communica- 
tion paths for said processors only along the edges 
of said cube; 
mapping a trellis with certain processors representing 
more than one state on the trellis in order to repre- 
sent all of the M states on said trellis by said N 
processors, with each of said processors having 
direct transmitting/receiving paths from neighbor- 
ing processors along the dimensions of said cube 
and in said trellis; and 
computing the maximum-likelihood path for each of 
the M states by each of the n microprocessors said 
trellis wherein said processors represent more than 
one state in an order according to: 
.i.=p(k)(x) 
wherein microprocessor x represents a set of states 
2 at stages k and the function p(k) is the cyclic right 
shift of x by k binary positions. 
8. A maximum likelihood decoding system for deter- 
mining accumulated metrics and selecting survivor 
paths of M states of a trellis code in network of N=2n 
processors with each processor placed at the vertices of 
an n-dimensional cube and representing a set of S=2s 
states of the decoder formed from said processors; said 
decoder characterized in that: each processor repre- 
sents different states of the trellis code at different stages 
on the trellis, according to the relation: 
x=(k)(x), 
meaning that processor x represents state x at state 
k, where (k) (x) is the cyclic right shift of x by k 
binary positions. 
9. A maximum-likelihood decoding system in accor- 
dance with claim 8 and further comprising: 
4,730,3 22 
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bidirectional processor-communication links along comparing in each Processor for comparing 
the local accumulated metrics with those accumu- 
lated metrics received over said links from said 
neighboring processors. 
11. A decoding system in accordance with claim 10 
the edges only of said n-dimensional cube for ex- 
changing accumulated metrics and survivors. 
10. A decoding system in accordance with claim 9 5 
wherein each of said Drocessors is characterized bv and further comprising: 
and said decoding system further comprises: 8 4 1 9 8 0  
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